PROTECTION CIRCUIT LOCATED UNDER FUSE WINDOW

Inventor:

Chen-Hui Hsieh

No. 136, Lane 95, Tong-Hai 1st Street Chu-Pei City, Hsin-Chu County

Taiwan, R.O.C. Citizenship: Taiwan

Assignee:

Taiwan Semiconductor Manufacturing Company, Ltd.

No. 8, Li-Hsin Rd. 6, Science-Based Industrial Park

Hsin-Chu, Taiwan 300, R.O.C.

HAYNES AND BOONE, LLP 901 Main Street, Suite 3100 Dallas, TX 75202 214-651-5000 214-200-0853 – Fax

Client Reference No.: TSMC2003-0520

Attorney Docket No.: 24061.157

Document No.: R-62281.2

Customer No.: 27683

EXPRESS MAIL NO .: EV 333436525 US

DATE OF DEPOSIT: $1\lambda - 30 - 03$

This paper and fee are being deposited with the U.S. Postal Service Express Mail Post Office to Addressee service under 37 CFR §1.10 on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA

22313-1450

Name of person mailing paper and fee

Signature of person mailing paper and fee

PROTECTION CIRCUIT LOCATED UNDER FUSE WINDOW

BACKGROUND

[0001] The present invention relates generally to semiconductor devices and more specifically to fuse circuits employed in semiconductor devices.

[0002] The design concept of making redundant cells or circuits to replace defective cells or cells to be reconfigured is of vital application in the fabrication of integrated circuits. Defective cells on a chip which arose in the fabrication process are usually identified using a chip probe. The defective cells can then be replaced with redundant cells by the redefinition of connective paths. With such a reworking process to correct fabrication defects, the number of defective cells can be greatly reduced. The use of redundant cells is employed in most memory chips and logic circuit chips to increase the yield and reduce production costs.

[0003] There are several ways of modifying the connections to substitute redundant cells for defective cells. The use of a fuse circuit is one of the most widely employed methods for swapping defective cells with redundant cells. Typically, fuse circuits are incorporated in the integrated circuit design, and the fuses of the fuse circuits are selectively blown, for example, by passing an electrical current of sufficient magnitude to cause them to open. Frequently, fuses are blown by the use of laser. In such a case, a fuse window is normally formed through insulating layers above the fuse in the area where the fuse will be blown so that the laser heating will be more effective. The laser is focused through the fuse window, the fuse absorbs the heat from the laser irradiation and the fuse melts.

[0004] Typically, logic circuits are repaired or reconfigured by blowing fuses. For example, it is common to initially fabricate a generic logic chip having a large number of interconnected logic gates. Then in a final processing step, the chip is customized to perform a desired logic function by disconnecting the unnecessary

Customer No.: 27683

logic elements by blowing the fuses that connect them to the desired circuitry. Still other applications of laser-blown fuses are possible.

[0005] Unfortunately, conventional semiconductor devices with fuse circuits have several drawbacks. One of the problems with these fuse circuits is that they do not contribute to the ordinary operation of the device. Further, they require silicon area that could otherwise be used for circuits that perform other functions. The space under a fuse window is normally unused. This lost space is significant considering the scaling down of features sizes in the sub-micron region and the fact that at least several hundred fuse circuits are required for each device. Further still, conventional semiconductor devices with fuse circuits do not adequately discharge the charge from an ESD during laser processing.

[0006] For these reasons and other reasons that will become apparent upon reading the following detailed description, there is a need to avoid using much or all of the silicon area that is occupied by fuse circuits, which silicon area could otherwise be used for circuits that perform other functions.

SUMMARY

[0007] In one embodiment, a semiconductor device having a fuse window overlying at least one fuse protection circuit is provided. A method of fabricating the semiconductor device having the fuse window overlying the at least one fuse protection circuit is also provided.

[0008] The specific embodiments of the invention have features and advantages that will be apparent in the description section.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] The features, aspects, and advantages of the present invention will become more fully apparent from the following detailed description, appended claims, and accompanying drawings in which:

[0010] FIGURE 1 is a schematic diagram of a fuse circuit.

[0011] FIGURE 2 is a cross-sectional view of a semiconductor device having a fuse window.

[0012] FIGURE 3 is a schematic diagram of a fuse protection circuit according to one embodiment of the present invention.

Customer No.: 27683

[0013] FIGURE 4 is a schematic diagram of a fuse protection circuit according to one embodiment of the present invention.

[0014] FIGURE 5 is a cross-sectional view of a semiconductor device having a fuse protection circuit located under a fuse window according to one embodiment of the present invention.

DESCRIPTION

[0015] In the following description, numerous specific details are set forth to provide a thorough understanding of the present invention. However, one having an ordinary skill in the art will recognize that the invention can be practiced without these specific details. In some instances, well-known circuits, structures and processes have not been shown in detail to avoid unnecessarily obscuring the present invention. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.

[0016] FIG. 1 shows a fuse circuit formed of a fuse F, N-channel metal-oxide semiconductor (NMOS) transistors 12 and 14 and inverter 16. Fuse F is made of polysilicon or a conductive material that is capable of being cut out, or otherwise opened, by a laser, and has one end connected between power supply voltage V_{DD} and a second end connected to a fuse sensing node 18. NMOS transistor 12 has a first current electrode (drain) connected to the second end of fuse 10, a control electrode (gate) connected to an input pin for receiving an input signal POI (Power On Initial), and a second current electrode (source) connected to ground. NMOS transistor 14 has a first current electrode (drain) connected to the second end of fuse F, a control electrode (gate), and a second current electrode (source) connected to ground. Fuse sensing node 18 is connected to an output terminal of the fuse circuit through inverter 16. Inverter 16 has an input end connected to fuse sensing node 18 and an output end connected to the control electrode of NMOS transistor 14 and to the output terminal for providing an output signal Data Out.

[0017] Operation of the fuse circuit shown in FIG. 1 is described as follows. Input signal POI goes high during a power on period for about several nano-seconds and then goes low during normal operation. A purpose of input signal POI is to reset fuse sensing node 18 to ground level during the device power on period. If fuse F is intact (not blown open), then after input signal POI goes low, NMOS transistor12 is

Customer No.: 27683

substantially non-conductive, fuse sensing node 18 will be pulled high by fuse F which is connected to power supply voltage V_{DD} and through inverter 16, the output signal Data Out will go low. If fuse F is open, then after input signal POI goes low, fuse sensing node 18 will be kept low and inverter 16 provides a high and NMOS transistor 14 becomes conductive to lower the input end of inverter 16 down to low. Inverter 16 provides a high output signal Data Out. Essentially, this is the operation of the fuse circuit of FIG. 1.

[0018] Typically, when blowing fuses to modify the connections by substituting redundant cells for defective cells, voltage of an electrostatic discharge (ESD) are generated. This ESD voltage is generated during laser processing when laser is applied to fuse sensing node 18. The ESD voltage damages the thin gate oxide of inverter 16 of the fuse circuit. However, by adding protection diodes and resistors to the fuse circuit, the gate oxide of inverter 16 is protected.

[0019] FIG. 2 is a cross-sectional view of a semiconductor device having a fuse window. The semiconductor device has a substrate 30, an oxide layer 32, patterned polysilicon layers 34, a contact, a number of metal and via layers, and a fuse window. Laser processing is applied at top metal, Metal_n as shown by reference numeral 36.

[0020] Referring now to FIG. 3, a schematic diagram shows a fuse protection circuit for location under a fuse window according to one embodiment of the present invention. The fuse protection circuit is formed of a fuse F, N-channel metal-oxide semiconductor (NMOS) transistors 12 and 14, diodes D1 and D2, resistor R and inverter 16. Diodes D1 and D2 and resistor R protect a fuse sensing node 20 of the fuse protection circuit. In particular, these protection diodes prevent damage to the thin gate oxide of the fuse sensing node 20. Resistor R is used to both attenuate the ESD voltage and also to absorb ESD energy. Fuse F is made of polysilicon or a conductive material that is capable of being cut out, or otherwise opened, by a laser, and has one end connected between power supply voltage V_{DD} and a second end connected to a fuse node FN. In another embodiment, fuse F is an electrically blown fuse. NMOS transistor 12 has a first current electrode (drain) connected to the second end of fuse F, a control electrode (gate) connected to an input pin for receiving an input signal POI (Power On Initial), and a second current electrode (source) connected to ground. NMOS transistor 14 has a first current electrode (drain) connected to the second end of fuse F, a control electrode (gate), and a second current

Customer No.: 27683

electrode (source) connected to ground. Diode D1 has an anode and a cathode, the anode is connected to ground and the cathode is connected to the second end of fuse F. Diode D2 has an anode connected to the second end of fuse F and the cathode connected to the supply voltage V_{DD}. Resistor R has a first end connected to the anode of diode D2, and a second end connected to inverter 16. Fuse sensing node 20 is connected to an output terminal of the fuse circuit through inverter 16. Inverter 16 has an input end connected to the second end of resistor R and an output end connected to the control electrode of NMOS transistor 14 and to the output terminal for providing an output signal Data Out.

[0021] The operation of the fuse circuit shown in FIG. 3 will now be described. Input signal POI goes high during a power on period for about several nano-seconds and then goes low during normal operation. Input signal POI resets fuse node FN to low during the device power on period. If fuse F is intact (not blown open), then after input signal POI goes low, NMOS transistor12 is substantially non-conductive, fuse node FN will be pulled high by fuse F which is connected to power supply voltage V_{DD} and through inverter 16, the output signal Data Out will go low. If fuse F is open, then after input signal POI goes low, fuse node FN will be kept low and inverter 16 provides a high and NMOS transistor 14 becomes conductive to lower the input end of inverter 16 down to low. Inverter 16 provides a high output signal Data Out. [0022] Diode D1 functions as a negative accumulated charge discharge device. When negative charges accumulate on fuse node FN during the laser processing period, the voltage level of fuse node FN goes negative, and when the voltage level goes below the diode turn on voltage, V_d (V_d = about 0.5V to about 0.7V), diode D1 turns on and discharges the voltage at fuse node FN to ground. For diode D2, diode D2 discharges fuse node FN to V_{DD} if the voltage at fuse node FN is higher than the sum of V_{DD} and V_d. Resistor R adds a voltage drop from fuse node FN to fuse sensing node 20 to prevent an instantaneous voltage surge accumulated at fuse node FN. Consequently, fuse sensing node 20 will sustain less voltage than fuse node FN to protect the thin gate oxide of inverter16.

[0023] FIG. 4 is a schematic diagram of a fuse protection circuit for location under a fuse window according to another embodiment of the present invention. The fuse protection circuit is formed of a fuse F, P-channel metal-oxide semiconductor (PMOS) transistors 22 and 24, diodes D1 and D2, resistor R and inverter 16. Fuse F

Customer No.: 27683

is made of polysilicon or a conductive material that is capable of being cut out, or otherwise opened, by a laser, and has one end connected to ground and a second end connected to a fuse node FN. In another embodiment, fuse F is an electrically blown fuse. PMOS transistor 22 has a first current electrode (drain) connected to a power supply voltage V_{DD}, a control electrode (gate) connected to an input pin for receiving an input signal POI (Power On Initial), and a second current electrode (source) connected to the second end of fuse F. PMOS transistor 24 has a first current electrode (drain) connected to the power supply voltage V_{DD}, a control electrode (gate), and a second current electrode (source) connected to the second end of fuse F. Diode D1 has an anode and a cathode, the anode is connected to ground and the cathode is connected to the second end of fuse F. Diode D2 has an anode and a cathode, the anode is connected to the second end of fuse F and the cathode is connected to the power supply voltage V_{DD}. Resistor R has a first end connected to the second end of fuse F, and a second end connected to inverter 16. Inverter 16 has an input end connected to the second end of resistor R and an output end connected to the control electrode of PMOS transistor 24 and to the output terminal for providing an output signal Data Out.

as follows. Input signal POI will go low during the power on period for about several nano-seconds and then go high during normal operation. Input signal POI resets fuse node FN to V_{DD} level during the device power on period. If fuse F is intact (not blown open), then after input signal POI goes high, fuse node FN will be pulled low by fuse F which is connected to ground and through inverter 16, the output signal Data Out will go high. If fuse F is open, then after input signal POI goes high, fuse node FN will be kept high and through inverter 16 the output signal Data Out will go low. The low state of Data Out turns on PMOS transistor 24 and connects fuse node FN to power supply voltage V_{DD}; and inverter 16 and PMOS transistor 24 form a simple latch circuit to latch a signal of fuse node FN.

[0025] Diode D1 functions as a negative accumulated charge discharge device. When negative charges accumulate on fuse node FN during the laser processing period, the voltage level of fuse node FN will go negative, and when the voltage level goes below the diode turn on voltage, V_d ($V_d = 0.5V$ to 0.7V), diode D1 is turned on and discharges the voltage at fuse node FN to ground. Diode D2 discharges fuse node

Customer No.: 27683

FN to V_{DD} if the voltage at fuse node FN is higher than the sum of V_{DD} and V_d. Resistor R useful for attenuating the ESD voltage and for absorbing ESD energy adds a voltage drop from fuse node FN to fuse sensing node 20 to prevent an instantaneous voltage surge accumulated at fuse node FN. Therefore, fuse sensing node 20 will sustain less voltage than fuse node FN to protect the thin gate oxide of inverter16. FIG. 5 is a cross-sectional view of a semiconductor device having a fuse [0026] protection circuit located under a fuse window according to one embodiment of the present invention. The semiconductor device has a substrate 30, an oxide layer 32, patterned polysilicon layers 34, a contact, a number of metal and via layers, and a fuse window. It is understood that the semiconductor device of FIG. 5 is an exemplary embodiment for showing a fuse protection circuit located either directly or indirectly under a fuse window. In another embodiment, at least one device is located either directly or indirectly under the fuse window. In yet another embodiment, at least one interconnect structure is located either directly or indirectly under the fuse window. As one skilled in the art understands, various modifications and changes may be made to the arrangement of the various devices and interconnects located under the fuse window.

[0027] Laser processing is applied at top metal, Metal_n as shown by reference numeral 36. The fuse protection circuit of the semiconductor device is located in substrate 30 and is located under the fuse window. The following describes the formation of the fuse protection circuit of FIG. 4 in substrate 30 under the fuse window. Diode D1 is formed by adding one N + diffusion area under the fuse window and diode D2 is formed by adding one P + diffusion area in an N-well under the fuse window. The anode of diode D1 if formed in the P substrate, which is connected to ground and the cathode of diode D1 is formed in the N+ region, which is connected to fuse node FN. The anode of diode D2 is formed in the N-well's P+ diffusion region, which is connected to fuse node FN, and the cathode of diode D2 is formed in the N-well, which is connected to V_{DD} (not shown). Portions of the fuse protection circuit of FIG. 4, however, have not been shown in FIG. 5 in order to avoid unnecessarily obscuring the present invention. By implementing diodes D1 and D2 and resistor R under the fuse window, much silicon area that could otherwise be used for circuits that perform other functions can be saved. Moreover, by locating diodes D1 and D2 closely to fuse F, when the charge from an ESD is generated during laser

Customer No.: 27683

processing, the charge will discharge to V_{DD} or V_{SS} immediately, therefore protecting the fuse sensing nodes.

[0028] In the preceding detailed description, the present invention is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not restrictive. It is understood that the present invention is capable of using various other combinations and environments and is capable of changes or modifications within the scope of the inventive concept as expressed herein.